



# 3Y 60ns, Low Power, Single Supply, Ground-Sensing Comparator

July 1998

#### **FEATURES**

■ Low Power: 450µA

■ Fast: 60ns at 20mV Overdrive 85ns at 5mV Overdrive

Low Offset Voltage: 0.8mV

Operates Off Single 5V or Dual ±5V Supplies

■ Input Common Mode Extends to Negative Supply

■ No Minimum Input Slew Rate Requirement

Complementary TTL Outputs

■ Inputs Can Exceed Supplies without Phase Reversal

■ Pin Compatible with LT1394, LT1016 and LT1116

Output Latch Capability

■ Available in SO-8 Package

### **APPLICATIONS**

- High Speed A/D Converters
- Zero-Crossing Detectors
- Current Sense for Switching Regulators
- Extended Range V/F Coverters
- Fast Pulse Height/Width Discriminators
- High Speed Triggers
- Line Receivers
- High Speed Sampling Circuits

### DESCRIPTION

The LT $^{\circ}$ 1671 is a low power 60ns comparator with complementary outputs and latch. The input common mode range extends from 1.5V below the positive supply down to the negative supply rail. Like the LT1394, LT1016 and LT1116, this comparator has complementary outputs designed to interface directly to TTL or CMOS logic. The LT1671 may operate from either a single 5V supply or dual  $\pm$ 5V supplies. Low offset voltage specifications and high gain allow the LT1671 to be used in precision applications.


The LT1671 is designed for improved speed and stability for a wide range of operating conditions. The output stage provides active drive in both directions for maximum speed into TTL, CMOS or passive loads with minimal cross-conduction current. Unlike other fast comparators, the LT1671 remains stable even for slow transitions through the active region, which eliminates the need to specify a minimum input slew rate.

The LT1671 has an internal, TTL/CMOS compatible latch for retaining data at the outputs. The latch holds data as long as the LATCH pin is held high. Device parameters such as gain, offset and negative power supply current are not significantly affected by variations in negative supply voltage.


17, LTC and LT are registered trademarks of Linear Technology Corporation.

# TYPICAL APPLICATION

#### **1MHz Crystal Oscillator**



#### **Propagation Delay vs Overdrive**






### **ABSOLUTE MAXIMUM RATINGS**

Positive Supply Voltage	7V
Negative Supply Voltage	
Total Supply Voltage (V + to V -)	12V
Differential Input Voltage	±12V
Input and Latch Current	±10mA
Output Current (Continuous)	±20mA
Operating Temperature Range	0°C to 70°C
Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

# PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

### **ELECTRICAL CHARACTERISTICS**

 $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{OUT}(Q) = 1.4V$ ,  $V_{LATCH} = V_{CM} = 0V$ ,  $T_A = 25^{\circ}C$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	$R_S \le 100\Omega$ (Note 1)	•		0.8	2.5 4.0	mV mV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage Drift		•		4		μV/°C
I <sub>OS</sub>	Input Offset Current		•		10	100 150	nA nA
I <sub>B</sub>	Input Bias Current	(Note 2)	•		120	280 350	nA nA
V <sub>CMR</sub>	Input Voltage Range	Single 5V Supply	•	-5 0		3.5 3.5	V V
CMRR	Common Mode Rejection Ratio	$-5V \le V_{CM} \le 3.5V$	•	55	100		dB dB
		Single 5V Supply $0V \le V_{CM} \le 3.5V$	•	55	100		dB dB
PSRR	Power Supply Rejection Ratio	4.6V ≤ V <sup>+</sup> ≤ 5.4V	•	50	85		dB dB
		-7V ≤ V <sup>-</sup> ≤ -2V	•	60	90		dB dB
$\overline{A_V}$	Small Signal Voltage Gain	1V ≤ V <sub>OUT</sub> ≤ 2V		2500	5000		V/V
V <sub>OH</sub>	Output Voltage Swing High	$V^+ \ge 4.6V$ , $I_{OUT} = 400\mu A$ $V^+ \ge 4.6V$ , $I_{OUT} = 4mA$	•	2.7 2.4	3.1 3.0		V V
V <sub>OL</sub>	Output Voltage Swing Low	$I_{OUT} = -400\mu A$ $I_{OUT} = -4mA$	•		0.3 0.4	0.5	V V
[+	Positive Supply Current		•		450	800 1000	μA μA
<u> -</u>	Negative Supply Current		•		75	200 250	μA μA

### **ELECTRICAL CHARACTERISTICS**

 $V^+ = 5V$ ,  $V^- = -5V$ ,  $V_{OUT}(Q) = 1.4V$ ,  $V_{LATCH} = V_{CM} = 0V$ ,  $T_A = 25^{\circ}C$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$\overline{V_{\text{IH}}}$	LATCH Pin High Input Voltage		•	2			V
V <sub>IL</sub>	LATCH Pin Low Input Voltage		•			0.8	V
I <sub>IL</sub>	LATCH Pin Current	V <sub>LATCH</sub> = 0V	•		- 250	-1000	nA
t <sub>PD1</sub>	Propagation Delay	$\Delta V_{IN} = 100 \text{mV}, V_{OD} = 20 \text{mV}$	•		60	80 110	ns ns
t <sub>PD2</sub>	Propagation Delay (Note 3)	$\Delta V_{IN} = 100 \text{mV}, V_{OD} = 5 \text{mV}$	•		85	100 130	ns ns
$\Delta t_{PD}$	Differential Propagation Delay (Note 3)	$\Delta V_{IN} = 100 \text{mV}, V_{OD} = 5 \text{mV}$			15	30	ns
t <sub>LPD</sub>	Latch Propagation Delay (Note 4)				60		ns
t <sub>SU</sub>	Latch Setup Time (Note 4)				-15		ns
t <sub>H</sub>	Latch Hold Time (Note 4)				35		ns
t <sub>PW</sub> (D)	Minimum Disable Pulse Width				30		ns

The  $\bullet$  denotes specifications that apply over the full operating temperature range.

**Note 1:** Input offset voltage  $(V_{OS})$  is defined as the average of the two voltages measured by forcing first one output, then the other to 1.4V.

Note 2: Input bias current  $(I_B)$  is defined as the average of the two input currents


**Note 3:**  $t_{PD}$  and  $\Delta t_{PD}$  cannot be measured in automatic handling equipment with low values of overdrive. The LT1671 is 100% tested with a 100mV step and 20mV overdrive. Correlation tests have shown that  $t_{PD}$  and  $\Delta t_{PD}$  limits can be guaranteed with this test, if additional DC tests are


performed to guarantee that all internal bias conditions are correct. Propagation delay  $(t_{PD})$  is measured with the overdrive added to the actual  $V_{OS}$ . Differential propagation delay is defined as:


$$\Delta t_{PD} = t_{PD}^+ - t_{PD}^-$$

**Note 4:** Latch propagation delay  $(t_{LPD})$  is the delay time for the output to respond when the LATCH pin is deasserted. Latch setup time  $(t_{SU})$  is the interval in which the input signal must remain stable prior to asserting the latch signal. Latch hold time  $(t_H)$  is the interval after the latch is asserted in which the input signal must remain stable.

# TYPICAL PERFORMANCE CHARACTERISTICS







#### APPLICATIONS INFORMATION

#### Common Mode Considerations

The LT1671 is specified for a common mode range of -5Vto 3.5V on a  $\pm$ 5V supply or a common mode range of OV to 3.5V on a single 5V supply. A more general consideration is that the common mode range is OV below the negative supply and 1.5V below the positive supply, independent of the actual supply voltage. The criterion for common mode limit is that the output still responds correctly to a small differential input signal.

When either input signal falls below the negative common mode limit, the internal PN diode formed with the substrate can turn on, resulting in significant current flow through the die. An external Schottky clamp diode between the input and the negative rail can speed up recovery from negative overdrive by preventing the substrate diode from turning on.

Either input may go above the positive common mode limit without damaging the comparator as long as it does not go far enough above the positive supply to conduct more than 10mA. Functionality will continue if the remaining input stays within the allowed common mode range. There will, however, be an increase in propagation delay as the input signal switches back into the common mode range.

#### **Input Bias Current**

Input bias current is measured with the output held at 1.4V. As with any PNP differential input stage, the LT1671 bias current flows out of the device. It will go to zero on an input which is high and double on an input which is low.

#### **LATCH Pin Dynamics**

The LATCH pin is intended to retain input data (output latched) when the LATCH pin goes high. The pin will float to a high state when disconnected, so a flow-through condition requires that the LATCH pin be grounded. The LATCH pin is designed to be driven with either a TTL or CMOS output. It has no built-in hysteresis.

#### **High Speed Design Techniques**

A substantial amount of design effort has made the LT1671 relatively easy to use. It is much less prone to oscillation than some slower comparators, even with slow input signals. However, as with any high speed comparator, there are a number of problems which may arise because of PC board layout and design. The most common problem involves power supply bypassing. Bypassing is necessary to maintain low supply impedance. DC resistance and inductance in supply wires and PC traces can quickly build up to unacceptable levels. This allows the supply line to move with changing internal current levels of the connected devices. This will almost always result in improper operation. In addition, adjacent devices connected through an unbypassed supply can interact with each other through the finite supply impedances. Bypass capacitors furnish a simple solution to this problem by providing a local reservoir of energy at the device, keeping supply impedances low.

Bypass capacitors should be as close as possible to the LT1671. A good high frequency capacitor such as a 0.1 µF ceramic is recommended, in parallel with a larger capacitor such as a 4.7µF tantalum.

Poor trace routes and high source impedances are also common sources of problems. Be sure to keep trace lengths as short as possible, and avoid running any output trace adjacent to an input trace to prevent unnecessary coupling. If output traces are longer than a few inches, be sure to terminate them with a resistor to eliminate any reflections that may occur. Resistor values are typically  $250\Omega$  to  $400\Omega$ . Also, be sure to keep source impedances as low as possible, preferably  $1k\Omega$  or less.

### RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1016	UltraFast™ Precision Comparator	Industry Standard 10ns Comparator
LT1116	12ns Single Supply Ground-Sensing Comparator	Single Supply Version of LT1016
LT1394	UltraFast Single Supply Comparator	7ns, 6mA Single Supply Comparator

UltraFast is a trademark of Linear Technology Corporation.

